Finally! A Real Virtual Memory Chip

A big red letter X over a box marked MMUAt long last a chip has been embodied to simplify the use of virtual memory, a computing architecture that has been in use since the 1960s. The Memory Guy was given a sneak peek at this new approach by no other than Olly Mugwump, a highly-respected computer architect and longstanding member and fellow of several important technical societies.  The new design promises to accelerate memory accesses while Continue reading “Finally! A Real Virtual Memory Chip”

Remembering Simon Sze

I was saddened to hear last week of the death this month of Simon Sze, the co-inventor of the floating gate, which was the basis of EPROM, E²PROM, and nearly all flash memory prior to the advent of 3D NAND, which uses a charge trap instead.

Dr. Sze was not only responsible for the floating gate, but he was a pioneer in Continue reading “Remembering Simon Sze”

The Future of Chalcogenide Switching

Photo of Ron Neale, Renowned Phase-Change Memory ExpertIn this post in The Memory Guy blog, the first of a 2-part series, Ron Neale returns to explore the present state-of-play for chalcogenide-based switching and memory, with a plea for continuation of research.  Along the way he invokes a three-point law for determining the probability of success for would be emerging memory entrepreneurs.


Does PCM still have a chance to become an important new memory technology?  Intel’s abandonment of their Optane memory project, while sad, after so much effort and expense, does not and should not Continue reading “The Future of Chalcogenide Switching”

New White Paper: The Future of the Data Center

Fuzzy photo of the first page of the white paperThe Memory Guy is pleased to announce the availability of a new Objective Analysis Brief, which is our name for a white paper.  It’s called The Future of the Data Center.

The paper explores the new horizons of computing, including disaggregation, AI, IoT, etc., and explains the many different memory approaches that are being used or developed to enable these technologies, ranging from computational storage to DDR5 and CXL

Look for it at the top of the list of free documents on our White Papers page at Objective-Analysis.com.

 

How 3D NAND Makes QLC and PLC Feasible

Four groups of dots representing the number of voltage levels in MLC, TLC, QLC, and PLC flash.Something that has really changed over the past few years is the use of an increasing numbers of voltage levels in multi-level cell flash, from SLC, to MLC, to TLC, and then QLC, with the promise of PLC (5 bits per cell) in the foreseeable future.  That means each PLC cell must be able to hold 32 voltage levels accurately, and the NAND chip’s control logic must be able to tell one level from the next.  This post’s graphic is intended to Continue reading “How 3D NAND Makes QLC and PLC Feasible”

Samsung’s Aquabolt-XL Processor-In-Memory (Part 2)

Sketch of a sledgehammer driving a wedge into a logSamsung has been strongly promoting its “Aquabolt-XL” Processor-In-Memory (PIM) devices for the past year.  In this second post of a two-part series The Memory Guy will present other companies’ similar PIM devices, and will discuss the PIM approach’s outlook for commercial success.

Part 1 of this series explains the concept of Processing in Memory (PIM), details Samsung’s Aquabolt-XL design, and shares some performance data.  It can be found HERE.


Samsung’s Not the First PIM Maker

This is not at all the first Continue reading “Samsung’s Aquabolt-XL Processor-In-Memory (Part 2)”

More New Objective Analysis Briefs Available

Five briefs on top of each otherThis week five more Objective Analysis Briefs have just become available.  This handful covers commonly held myths and the basic underpinnings of semiconductor market cycles.  All are drawn from the most interesting and timeless of the Insights that we have published on membership website Smartkarma.  Now Objective Analysis is providing them to our friends for a reasonable price.

The Brief is a very Continue reading “More New Objective Analysis Briefs Available”

Samsung’s Aquabolt-XL Processor-In-Memory (Part 1)

Sketch of a sledgehammer driving a wedge into a logFor the past year, since ISSCC in February 2021, Samsung has been strongly promoting its “Aquabolt-XL” Processor-In-Memory (PIM) devices.  In this two-part post The Memory Guy will explain the Aquabolt-XL architecture, its performance, other companies’ similar devices, and discuss the PIM approach’s outlook for commercial success.

Processing in memory is not a Continue reading “Samsung’s Aquabolt-XL Processor-In-Memory (Part 1)”

Introducing New Objective Analysis Briefs

Five briefs on top of each otherAlthough Objective Analysis has published its “Brief” format white papers for some time, this line has never received the focus that it deserves.  To remedy that, we are taking the most interesting and timeless of the Insights that we have published on membership website Smartkarma and providing them to our friends for a reasonable price.

The Brief is a very short report format used to make a succinct Continue reading “Introducing New Objective Analysis Briefs”

Did Samsung Just Endorse YMTC’s Xtacking?

Closeup of Samsung graphic, showing illustration of wafer-bonded NANDDuring his December 15 IEDM keynote speech, Samsung Electronics Chairman Kinam Kim really surprised me.  He spoke favorably of the approach that YMTC is using to produce 3D NAND flash.

This approach, which YMTC named “Xtacking,” involves the use of two separate wafers to manufacture a 3D NAND chip.  The brief way to describe it is to say that Continue reading “Did Samsung Just Endorse YMTC’s Xtacking?”